

VHDL Implementation of Digital IF Filter using Decimation and Interpolation Technique

Prabhat Kumar¹, Prof. Gurpreet Singh²

¹Research Scholar, Department of Electronics and Communication, Trinity Institute of Technology & Research, Bhopal

²Head of Dept., Department of Electronics and Communication, Trinity Institute of Technology & Research, Bhopal

Abstract - More and more people around the world suffer from digital signal processing research field. The increase hardware complexity and increase area are the main reasons for this field. Therefore, a heterodyne receiver using IF filters with high selectivity has been used to minimize the interference between frequencies. However, repeater and base station systems in mobile communications employing fixed IF filters cannot actively cope with the usage of multiple frequency bands, the application of various services, and frequency recycling. Therefore, this brief proposes a reconfigurable digital IF filter with variable center frequency and bandwidth while achieving high selectivity as existing IF filters. The multi-rate approach used for narrow band filter is designed and implemented in Xilinx Vertex-E XCV50E device family. The multi-rate approach is design using the decimator and interpolator structure in VHDL. Each structure is simulated using Xilinx Vertex-E XCV50E device family and compared the existing structure. The resulting structure is hardware efficient and consumes less slices compared to existing structure.

Keywords: Filter Coefficient, Finite Impulse Response, Pass-band Frequency, Narrow Band Filter.

I. INTRODUCTION

Multi rate simply means "multiple sampling rates". A multi rate DSP framework utilizes different testing rates inside the framework. At whatever point a flag at one rate must be utilized by a framework that anticipates an alternate rate, the rate must be expanded or diminished, and some preparing is required to do as such. Along these lines "Multi rate DSP" truly alludes to the workmanship or study of changing testing rates. Multi-rate preparing discovers use in flag handling frameworks where different sub-frameworks with varying example or clock rates should be interfaced together. At different occasions multi-rate preparing is utilized to decrease computational overhead of a framework. For instance, a calculation requires k tasks to be finished per cycle. By diminishing the example rate of a flag or framework by a factor of M , the number-crunching transfer speed prerequisites are decreased from kfs activities to kfs/M tasks every second. Customary converters are regularly hard to actualize in scarcely discernible difference huge scale coordination (VLSI) innovation. By remembering these things the general population is going for over examining converters, these converters make broad utilization of computerized flag handling.

- Higher reliability.
- Increased functionality.
- Reduced chip cost.

Those attributes are regularly required in the advanced flag handling condition of today. An essential use of computerized flag handling techniques is in deciding in the discrete-time do-fundamental the recurrence substance of a ceaseless time flag, all the more generally known as unearthly examination. All the more specifically, it includes the assurance of either the vitality range or the power range of the flag.

Practically all melodic projects are delivered in essentially two phases. To start with, sound from every individual instrument is recorded in an acoustically dormant studio on a solitary track of a multitrack recording device.

At that point, the signs from each track are controlled by the sound architect to include unique sound impacts and are joined in a blend down framework to finally produce the stereo chronicle on a two-track recording device.

The sound impacts are artificially produced utilizing different flag preparing circuits and gadgets, and they are progressively being performed utilizing advanced flag handling strategies.

The remainder of the paper is organized as follows: multi-rate approach algorithm is presented in Section II. The proposed structures of narrow band filter are presented in Section III. Hardware and time complexity of the proposed structures are discussed and compared with the existing structures in Section IV. Conclusion is presented in Section V.

II. MULTIRATE APPROACH

The procedure of changing over a flag from an offered rate to an alternate rate is called testing rate transformation. The frameworks which utilize various examining rates in the handling of advanced flag are called multi-rate flag preparing [5].

Annihilation is the procedures of bringing down the word rate of a carefully encoded flag, which is inspected at high frequencies much over the nyquist rate. It is typically done

to build the goals of an oversampled flag and to expel the out-of-band clamor. In a sigma-delta ADC, oversampling the simple information motion by the modulator alone does not bring down the quantization commotion; the ADC should utilize an averaging channel, which fills in as a decimator to expel the clamor and to accomplish higher goals. An essential square diagrammatic portrayal of the decimator is appeared in Figure 1. The decimator is a blend of a low pass channel and a down sampler. In Figure 1 the exchange work, $H(z)$ is illustrative of performing both the activities. The yield word rate of the decimator is down inspected by the factor M , where M is the oversampling proportion [6]. The capacity of low pass separating and down testing can be done utilizing an averaging circuit. The exchange capacity of the averaging circuit is given by condition (1.1). It sets up a connection between the information and yield capacities (1.1)




Fig. 1: Block Diagram of Decimator

$$H(Z) = \frac{X(Z)}{Y(Z)} = \frac{1}{M} \sum_{x=0}^{M-1} Z^{-x} \quad (1.1)$$

"Up sampling" is the way toward embeddings zero-esteemed examples between unique examples to expand the examining rate. (This is classified "zero-stuffing".) Up testing adds to the first flag undesired ghastly pictures which are fixated on products [7] of the first inspecting rate.

"Introduction", in the DSP sense, is the procedure of up-examining pursued by sifting. (The separating evacuates the undesired phantom pictures.) As a straight procedure, the DSP feeling of insertion is to some degree not the same as the "math" feeling of addition, yet the outcome is reasonably comparable: to make "in the middle of" tests from the first examples.

The outcome is as though you had quite recently initially tested your flag at the higher rate. Expanding the inspecting recurrence use interpolator




Fig. 2: Interpolation with factor L

Since addition depends on zero-stuffing you can just interject by number components; you can't insert by fragmentary variables. (Be that as it may, you can join insertion and annihilation to accomplish a general sane factor, for instance, 4/5 Up-examining adds undesired phantom pictures to the flag at products of the first inspecting rate, so except if you expel those by separating, the up-tested flag [7] isn't equivalent to the first: it's contorted.

A few applications might have the capacity to endure that; for instance, if the pictures get expelled later by a simple channel, yet in many applications you should evacuate the undesired pictures through advanced sifting. Along these lines, introduction is undeniably increasingly normal [8] that up-inspecting alone.

III. PROPOSED STRUCTURE

In this work the design of a decimation filter is presented for integrating with an existing designed modulator to form a complete sigma-delta ADC. We use multi-organize destruction channel which implies the single pulverization channel is supplanted by fell channels. In this part, we will discuss the channel engineering utilized in this work, including their structures, qualities and downsides. The initial phase in structuring an obliteration channel is to choose which sorts of channels will be utilized and where demolition will happen.




Fig. 3: Interpolator structure with filter order $N3=9$ and $L=4$




Fig. 4: Decimator structure with filter order $N1=17$ and $M=4$

This section investigates the issues associated with picking channel design for a listening device application. The general intensity of a few designs is analyzed, bringing about the three-arrange engineering that is picked to actualize this channel.

A typical need in gadgets and DSP is to confine a restricted band of frequencies from a more extensive data transmission flag. Narrowband channels rather catch just a little piece of the range. They are said to have a thin band-

pass. The band-pass is basically the amount of the range the channel permits to pass. This is typically estimated in nanometers. Limited band channel comprises of decimator, restricted band and interpolator.

Table 1: Theoretical Analysis of Direct Method and Multi-rate Approach for Different Filter Coefficient and Sampling Frequency

Author	Sampling	Filter Coefficient	Multiplier	Adder	Register	Cycle Period
Direct Method	1	08	08	07	07	08T _s
	1	09	09	08	08	09 T _s
	1	17	17	16	16	17 T _s
	1	38	38	37	37	38 T _s
	F _s =150Hz	150	150	149	149	150 T _s
Multi-rate Approach	Decimator	2	09	09	08	09 T _s
		4	17	17	16	17 T _s
	NBF	2	75	75	74	75 T _s
		4	38	38	37	38 T _s
	Interpolator	2	05	05	04	05 T _s
		4	09	09	08	08

IV. SIMULATION RESULT

The proposed architecture has very low hardware complexity compared to direct approach based structures, because direct method requires more multiplier compare to proposed architecture. In the proposed architecture, calculate the decimator and interpolator structure for design a narrow band filter.

Table 1 shows the theoretical analysis of direct method & multi-rate approach for different filter coefficient and sampling frequency. Table 2 shows cell usage for the Comparison of Performance of the Proposed Implementation and the Existing Implementation of Narrow Band Filter.

Table 2: Comparison Result for Previous and Proposed Approach for N=5

	<i>Previous Approach</i>	<i>Proposed Approach</i>
Number of Slice	45	34
Number of Flip Flops	39	32
No. of Slice LUTs	63	57
MCPD (ns)	17.564	14.352

The design as were discussed in figure 3 and figure 4 were implemented using VHDL and then were tested on model sim to determine the number of slice and maximum high frequency. In figure 5, figure 6 and figure 7 have shown the output waveform of narrow band filter and chat between filter order and slices. In figure 7, compare the result between numbers of slice and filter order. Increase the filter order also increase the number of slice shown if figure 7.

Table 3: Comparison Result for Previous and Proposed Approach for N=9

	<i>Previous Approach</i>	<i>Proposed Approach</i>
Number of Slice	74	66
Number of Flip Flops	71	64
No. of Slice LUTs	141	113
MCPD (ns)	22.432	17.085




Fig. 5: Output Test Bench Waveform of Narrow Band Filter (Filter Coefficient N=5)



Fig. 6: Output Waveform of 9_tap Narrow Band Filter

V. CONCLUSION

The narrowband filter is realized in FIR filter. Based on the direct approach, the filter requires 150 filter coefficients to meet the desired frequency response. To implement such a large order FIR filter in hardware involves large resources and sometime difficult to implement in resource constrained application. Keeping this in view, we have used Multirate approach to design the narrowband filter. We have used down sampling factor 2 and 4 for this purpose and found that, down sampling factor 4 requires significantly less filter constants than 2. To implement the narrowband filter, we therefore chosen down sampling factor 4 and designed the decimator, interpolator and narrowband filter. The total number of filter coefficients required to realize the decimator, interpolator and the narrowband filter 64 which is almost 58% less than the direct method.

REFERENCES

[1] Azadeh Safari, Yanan Kong, “Four tap Daubechies filter banks based on RNS”, 2012 International Symposium on Communications and Information Technologies (ISCIT) 978-1-4673-1157-1/12/\$31.00 © 2012 IEEE.

[2] Dr. Pawan K. Gaikwad, “Field Programmable Gate Array Implementation of Digital Filter of Highest-Possible Order and its Testing using Advanced Microcontroller”, IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 4, Aug-Sept, 2013.

[3] M.RAVI KUMAR, “ELECTROCARDIOGRAM (ECG) SIGNAL PROCESSING ON FPGA FOR EMERGING HEALTHCARE APPLICATIONS”, International Journal of Electronics Signals and Systems (IJESS) ISSN: 2231-5969, Vol-1 Iss-3, 2012.

[4] Pramod Kumar Meher, *Senior Member, IEEE*, Shrutisagar Chandrasekaran, *Member, IEEE*, and Abbas Amira, *Senior Member, IEEE*, “FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic”, IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 56, NO. 7, JULY 2008.

[5] Yajun Zhou, *Sch. of Autom., HangZhou Dianzi Univ., Hangzhou China*, “Distributed Arithmetic for FIR Filter implementation on FPGA”, Proceedings of IC-BNMT 2011.

[6] Saman S. Abeysekera and Xue Yao, “Design of Narrow Band Laguerre Filters Using Min-Max Criterion,” *IEEE conference vol.1*, page.137-140, 2000.

[7] Ju-Won lee and Gun-ki lee, “Design of an Adaptive Filter with a Dynamic Structure for ECG Signal Processing”,

International Journal of Control , Automation and System,
Vol.3, pp.137-142, March 2005.

- [8] Saeid Sanei and J.A. Chambers, ECG Signal Processing, John Wiley & Sons Ltd, England, 2007.
- [9] Gordon M, Thurdals M. Repolarization Changes Displayed in Surface ECG Maps. A Simulation Study. *International Journal of Bioelectromagnetism*, 4 (5): 92-104, 2002.
- [10] Malmivuo J, Plonsey R. Bioelectromagnetism: Principles and Application of Bioelectric and Biomagnetic Fields. Oxford University Press, New York, 1995.
- [11] Anderson FA. Impedance plethysmography, in Encyclopedia of Medical Devices and Instrumentation. Webster JG, Editor. John Wiley & Sons, New York, 1988, 111-122.