IJSPR: Volume 08 Number 03
Latest News    IJSPR Volume 16, October 2015 Edition Published Successfully.         Call for Papers: November 2015    IJSPR Inviting Original Research Papers for Volume 17, November 2015 Edition.

IJSPR - Volume 08, Number 03

Published On : February 2015
SNo. Paper Title & Authors Page
21
Abstract: In imaging science, image processing is any form of signal processing for which the put in is an picture, such as a image or segmented video clips output of image processing may be either an image or a set of characteristics or parameters related to the image. Most image analysis techniques involve treating the image as a two-dimensional signal and applying standard signal-processing techniques to it. This paper tries to bring the various ideas retrieval of images and also finding the advantage and disadvantages of each existing system.
Keywords:Data Mining, Image processing, Video data mining, Image retrieval, Content based image, Indexing, Image retrieval systems.
103-107
22
Abstract: In this paper, we discuss the various logic style of the CMOS ADDER along with the functional representation to implement the required Boolean logic in circuit. With this we able to understand the different design factors which have direct impact on the speed of the circuits such as the length of transistor, delay in circuit path, capacitance. The two important and the diverging parameter of designing are power consumption and speed; therefore a better way to compute the performance of the circuit is the Power Product delay. Another important parameter of the circuit is its driving abilities to be taken into consideration due to its cascading structure in which the output of one circuit is feed as the input to another circuit. However, if required driving abilities are not obtained then this arises the need of additional buffer which in turn boost the power dissipation of the circuit.
Keywords:CMOS Transistors, Full Adder, driving abilities.
108-113
23
Abstract: In this review paper we have presented a brief literature review for FPGA based Floating Point Multiplier. FPGAs provide good speedup outcomes while the retaining much of the flexibility of a software solution at a fraction of the startup cost of an ASIC. In the recent years, there has been a lot of work with the logarithmic number system as a possible alternative to floating point. Because of the complexity of floating point computations, floating point operations are often part of these serious portions and so these are good for implementation to obtain speedup of a system. Current technology provides two major options for implementations. These are the application specific integrated circuit and the field programmable gate array.
Keywords:ASIC, FPGA,IEEE-754. Double precision, Floating point, Multiplier.
114-117
Papers are being uploaded...