An Event Based CMOS Quad Bilateral Combination With Asynchronous SRAM Architecture Based Neural Network

By: S. Sheeba Jeya Sophia, B. Abinaya