Area and Delay Optimized 128-Bit Multiplier using Binary to Excess-1 Converter Based Adder

By: Gaurav Patidar, Prof. Sudha Nair