128-Bit Advanced FPGA Architecture of Multiplier with Reduced Area Count

By: Amit Kumar Niwariya, Prof. Sanjeev Shrivastava, Prof. Suresh Gawande