Area Efficient 128-Bit FPGA Architecture of Multiplier using Verilog and Virtex 5 Device

By: Apoorva Singh, Soumitra S. Pande, Dr. D. Rai