International Journal of Scientific Progress & Research

ISSN: 2349-4689 (Online)

Article Information

Implementation of a Reduced Clock Power Flip-Flop for Sequential Circuits

By: P. Revathibai, P. Pavan Kumar, V. Vivekanand

Issue: 97
Volume: 34
Published: April 2017

Download

Download PDF

Implementation of a Reduced Clock Power Flip-Flop for Sequential Circuits

By: P. Revathibai, P. Pavan Kumar, V. Vivekanand