High Speed Multiplier Design with Improved Adaptive Hold Logic in FPGA

By: Deepika Malviya, Prof. Deepa Gianchandani