Parallel Matrix Vector Multiplication Fault Tolerant Design

By: Kumar Avinash, Prof. Swati Gupta