

# To Develop The Area Efficient VLSI Design Through Variable Body Biasing Technique

Arpit chourgade<sup>1</sup>, Sachin Bandewal<sup>2</sup>

**Abstract:-** In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chip's total power consumption. Power dissipation is an important consideration in the design of CMOS VLSI circuits. High power consumption leads to reduction in battery life in case of battery powered applications and affects reliability packaging and cooling costs. We propose a technique called Variable Body Biasing for designing CMOS gates which significantly cuts down the leakage current without increasing the dynamic power dissipation. Variable Body Biasing is a technique to tackle the leakage problem in CMOS circuits, uses single additional leakage control transistor, driven by the output from the pull up and pull down networks, which is placed in a path from pull down network to ground which provides the additional resistance thereby reducing the leakage current in the path from supply to ground. The main advantage as compared to other techniques is that Variable Body Biasing technique does not require any additional control and monitoring circuitry, thereby limits the area and also decreases the power dissipation in active state. Along with this, the other advantage with Variable Body Biasing technique is that it reduces the leakage power which is more efficient in aspects of area and power dissipation compared to other leakage power reduction techniques.

**Keywords -** Body Biasing, Area, VLSI Design, CMOS.

## I. INTRODUCTION

To reduce the leakage current in the sleep mode we ensured that the body to source voltage of the sleep transistor is increased. To do that we added a PMOS(M2) and a NMOS (M5) in the previously discussed sleepy keeper circuit. During sleep mode PMOS (M2) is OFF so the body to source voltage of the pull up PMOS (M1) is higher than in the active mode. For a turned off single transistor leakage current ( $I_{sub0}$ ) can be expressed as follows:

$$I_{sub0} = A e^{\frac{1}{nV\theta}} \frac{1}{1} (V_{gs0} - V_{th0} - \gamma V_{sb0} + \eta V_{ds0}) \left(1 - e^{-\frac{V_{ds0}}{V\theta}}\right)$$

Where,  $A = \mu_0 C_{ox} (W/L_{eff}) V_{\theta}^2 e^{1.8}$  ; n is the sub-threshold

swing coefficient, and  $V\theta$  is the thermal voltage.  $V_{gs0}$ ,  $V_{th0}$ ,  $V_{sb0}$  and  $V_{ds0}$  are the gate-to-source voltage, the zero-bias threshold voltage, the base-to-source voltage and the drain-to-source voltage, respectively,  $\gamma$  is the body-bias effect coefficient, and  $\eta$  is the Drain Induced Barrier Lowering (DIBL) coefficient,  $\mu$  is zero-bias mobility,  $C_{ox}$  is the gate-oxide capacitance,  $W$  is the width of the transistor, and  $L_{eff}$  is

the effective channel length [8]. From equation (1) we see that leakage current ( $I_{sub0}$ ) decreases as  $V_{sb0}$  increases. As a result of Body effect,  $V_{th}$  also increases which lowers the performance. During the active mode, the performance is improved as the PMOS (M2) is ON which makes the  $V_{th}$  of the pull up PMOS (M1) lower again.

The same discussion is applicable for the pull down NMOS (M4) and NMOS (M5). The remaining NMOS (M3) and PMOS (M6) works together for retaining the state in the sleep mode. If the output is high, in the sleep mode, the NMOS (M3) will keep the output high. Similarly, the PMOS (M6) will maintain the state in sleep mode if the output is low.

## II. PREVIOUS APPROACHES

In this section we discussed the previous approaches which are nearly related to our research. Here we analyse previous low power technique that primarily target for reducing leakage. These techniques for leakage reduction can be grouped into two categories: (i) State saving (ii) state destructive [5]. State save can have an advantage over the state destructive. The approaches that are adopted in VLSI design. We here review previously proposed circuit level approaches for sub-threshold leakage power reduction.




Figure 2.1 Sleep Approach

### 2.1 Sleep Transistor Approach

The most well-known traditional approach is the sleep approach [1] [2] (Figure 2.1).

In the sleep approach, both (i) an additional “sleep” PMOS transistor is placed between VDD and the pull-up network of a circuit and (ii) an additional “sleep” NMOS transistor is placed between the pull-down network and GND. These sleep transistors turn off the circuit by cutting off the power rails. By cutting off the power source, this technique can reduce leakage power effectively. However, the technique results in destruction of state plus a floating output voltage in sleep mode.

### 2.2 Sleepy Stack Approach

The sleepy stack approach combines the sleep and stack approaches [3] [4] (Figure 2.2). The sleepy stack technique divides existing transistors into two half size transistors like the stack approach. Then sleep transistors are added in parallel to one of the divided transistors. During sleep mode, sleep transistors are turned off and stacked transistors suppress leakage current while saving state. Area penalty is a significant matter for this approach since every transistor is replaced by three transistors.




Figure 2.2 Sleepy Stack

### 2.3 Sleepy Keeper Approach

Sleepy keeper utilizes leakage feedback technique [5] (Figure 2.3). In this approach, a PMOS transistor is placed in parallel to the sleep transistor (S) and a NMOS transistor is

placed in parallel to the sleep transistor (S'). The two transistors are driven by the output of the inverter. During sleep mode, sleep transistors are turned off and one of the transistors in parallel to the sleep transistors keep the connection with the appropriate power rail.




Figure 2.3 Sleepy Keeper

### 2.4 Dual Sleep Approach

Dual sleep approach [6] (Figure 2.4) uses the advantage of using the two extra pull-up and two extra pull-down transistors in sleep mode either in OFF state or in ON state. Since the dual sleep portion can be made common to all logic circuitry, less number of transistors is needed to apply a certain logic circuit.




Figure 2.4 Dual Sleep

### 2.5 Dual Stack Approach

In dual stack approach [7] (Figure 2.5), 2 PMOS in the pull down network and 2 NMOS in the pull-up network are used. The advantage is that NMOS degrades the high logic level while PMOS degrades the low logic level. Compared to previous approaches it requires greater area. The delay is also increased.




Figure 2.5 Dual Stack

### III. PROPOSED MATHODOLOGY

In this section, we introduce our new leakage power reduction techniques. At first we will discuss the structure of the techniques then we will show the operations of these techniques.

#### 3.1 Variable Body Biasing Approach

To reduce the leakage current in the sleep mode we ensured that the body to source voltage of the sleep transistor is increased. To do that we added a PMOS(M2) and a NMOS (M5) in the previously discussed sleepy keeper circuit (Fig.6). During sleep mode PMOS (M2) is OFF so the body to source voltage of the pull up PMOS (M1) is higher than in the active mode. For a turned off single transistor leakage current ( $I_{sub0}$ ) can be expressed as follows:

$$I_{sub0} = A e^{\frac{1}{nV_e}} 1^{(V_{gs0} - V_{th0} - \gamma V_{sb0} + \eta V_{ds0})} (1 - e^{\frac{-V_{ds0}}{V_{\theta}}})$$

Where,  $A = \mu_0 C_{ox} (W/L_{eff}) V_{\theta}^2 e^{1.8}$ ; n is the sub-threshold

swing coefficient, and  $V_{\theta}$  is the thermal voltage.  $V_{gs0}$ ,  $V_{th0}$ ,  $V_{sb0}$  and  $V_{ds0}$  are the gate-to-source voltage, the zero-bias threshold voltage, the base-to-source voltage and the drain-

to-source voltage, respectively,  $\gamma$  is the body-bias effect coefficient, and  $\eta$  is the Drain Induced Barrier Lowering (DIBL) coefficient,  $\mu$  is zero-bias mobility,  $C_{ox}$  is the gate-oxide capacitance,  $W$  is the width of the transistor, and  $L_{eff}$  is the effective channel length [8]. From equation (1) we see that leakage current ( $I_{sub0}$ ) decreases as  $V_{sb0}$  increases. As a result of Body effect,  $V_{th}$  also increases which lowers the performance. During the active mode, the performance is improved as the PMOS (M2) is ON which makes the  $V_{th}$  of the pull up PMOS (M1) lower again.

The same discussion is applicable for the pull down NMOS (M4) and NMOS (M5). The remaining NMOS (M3) and PMOS (M6) works together for retaining the state in the sleep mode. If the output is high, in the sleep mode, the NMOS (M3) will keep the output high. Similarly, the PMOS (M6) will maintain the state in sleep mode if the output is low.

#### 3.1.1 Structure of variable body biasing technique




Figure 3.1.1 Structure of variable body biasing technique  
 This technique in figure 3.1.1 uses two parallel connected sleep transistors in  $V_{dd}$  and two parallel connected sleep transistors in GND. The source of one of the PMOS sleep transistor is connected to the body of other PMOS sleep transistor for having so called body biasing effect. Similarly the source of one of the NMOS sleep transistor is connected to the body of other NMOS sleep transistor for having the same effect as for PMOS sleep transistors. So, leakage reduction in this technique occurs in two ways.

Firstly, the sleep transistor effect and secondly, the variable

body biasing effect. It is well known that PMOS transistors are not efficient at passing GND; similarly, it is well known that NMOS transistors are not efficient at passing  $V_{DD}$ . But this variable body biasing technique uses PMOS transistor in GND and NMOS transistor in  $V_{DD}$ , both are in paralleled to the sleep transistors, for maintaining exact logic state during sleep mode. This technique uses aspect ratio  $W/L=3$  for NMOS transistor and  $W/L=6$  for PMOS transistor in the main inverter portion. For the sleep transistors this technique uses aspect ratio  $W/L=1$  for both the NMOS and PMOS transistors. The extra two transistors of the design for maintaining the logic state during sleep mode also use aspect ratio  $W/L=1$ . Due to the minimum aspect ratio the sub-threshold current reduces.

### 3.2 Operation of Variable body biasing technique

During active mode  $S=1$  and  $S'=0$  is asserted. Then the entire sleep transistors are ON and the inverter is in active mode. For different input signal desired output signal is caught. During sleep mode or inactive mode  $S=0$  and  $S'=1$  is asserted. Then the entire sleep transistor is turned OFF. Since the sources of the nmos and pmos sleep transistors are connected to the body of similar transistor, the threshold voltage of the sleep transistors increases due to the body biasing effect [17] during sleep mode.

This increase of threshold voltage of the transistors reduces the leakage current. That's why the static power consumption is also lowers. This variable body biasing technique also has two extra transistors in parallel to the sleep transistors. The purpose of this extra transistor is to save data during inactive mode of the circuit.

Let us to save the value '1' in sleep mode. Assume that the '1' value has already been calculated. This technique uses this output value of '1' and an nmos transistor connected to  $V_{DD}$  to maintain output value equal to '1' when in sleep mode. When in sleep mode this nmos transistor is the only source of  $V_{DD}$  to the pull up network since the sleep transistors are turned off. Similarly to maintain a value of '0' in sleep mode, assume that the '0' value has already been calculated, this technique uses this output value of '0' and a pmos transistor connected to GND to maintain output value equal to '0' when in sleep mode. When in sleep mode, this pmos transistor is the only source of GND to the pull down network since the sleep transistors are turned off.

## IV. SIMULATION RESULTS

We compare the stacked sleep approach, variable body

biasing technique and forced sleep technique to a base case and five other previous approaches, namely sleep transistor, forced stack, sleepy stack, sleepy keeper and dual sleep. Thus, we compare nine design approaches in terms of power consumption (dynamic and static), delay and area. To show that the approaches are applicable to general logic design, we choose a chain of four inverters. We use Synopsis HSPICE [18] for simulation purpose to estimate delay and power consumption. Area is calculated with the help of MICROWIND. All considered approaches are evaluated for performance by using a single, low- $V_{th}$  for all transistors. The inverter chain uses three inverters each with  $W/L=6$  for PMOS and  $W/L=3$  for NMOS for the base case. For example, sleep transistors (Figure 3.2) used in the pull-up and pull-down networks of the base case inverter chain have  $W/L=6$  and  $W/L=3$ , respectively. Transistors in the forced stack approach (Figure 3.3) are sized to half of the size of the base case transistors, e.g., transistors used in pull-up and pull-down of the base case inverter chain have  $W/L=3$  and  $W/L=1.5$ , respectively.

Similarly, transistors, including sleep transistors, in the sleepy stack approach are sized to half of the size of the base case transistors. Variable body biasing technique (Figure 4.3) uses aspect ratio  $W/L=3$  for NMOS transistor and  $W/L=6$  for PMOS transistor in the main inverter portion. For the sleep transistors this technique uses aspect ratio  $W/L=1$  for both the NMOS and PMOS transistors. The extra two transistors of the design for maintaining the logic state during sleep mode also use aspect ratio  $W/L=1$ . Stacked sleep approach also uses the same aspect ratio that is used in variable body biasing technique. In the forced sleep approach aspect ratio  $W/L=1.5$  for NMOS and  $W/L=3$  for PMOS is used. For layout purpose we have used DSCH software where we have got a verilog while designing the circuit. Then after the compilation of the verilog file in MICROWIND software we got the accurate layout of the design. In this way we got the layout of each method. We have used BSIM4 PTM [19] technologies and adopted 130nm, 90nm, 45nm, 32nm and 22nm processes. The chosen technologies and their supply voltages are given in Table.

Table 1: Power supply voltage for different technologies

180n	130n	90n	65n	45n	32n	22n
1.8V	1.3V	1.2V	1.1V	1.0V	0.9V	0.8V

### 4.1 Simulation results for a chain of four inverters


Table 2 shows the result of different methods using 32 nm technologies.

Table 2: Data for 32 nm technology

Method	Area ( $\mu\text{m}^2$ )
Sleepy stack	2.07
Sleepy keeper	1.83
Dual sleep	1.28
Stacked sleep	1.54
Variable body biasing	1.54
Forced sleep	1.78

Table 3: Data for 32 nm technology

Method	Area ( $\mu\text{m}^2$ )
Sleepy stack	30.1
Sleepy keeper	22.2
Dual sleep	10.1
Stacked sleep	10
Variable body biasing	10
Forced sleep	9.97



V. CONCLUSION

In case, a chain of four inverters, Variable body biasing technique, sleepy stack method shows 87.6638% & 42.7778% degraded performance in static power and dynamic power respectively. When compared to sleepy stack method shows 92.8275%, 58.8095% degraded performance than stacked sleep method in dynamic power and static power, respectively. Again In comparison with stacked sleep, dual sleep approach shows 582.81%, 195.96% improved performance in static and dynamic power respectively.

Variable body bias technique 283.66% and 114.240% improved performance in static and dynamic power respectively. Forced sleep technique also gives good performance in static and dynamic power. So the novel stacked sleep, variable body bias and forced sleep technique shows better performance when compared to the sleepy stack and dual sleep method. Finally, these proposed methods show the least speed power product among all methods. Moreover, the novel stacked sleep, variable body bias and forced sleep method shows best performance as far as area requirement and speed are concerned.

CMOS technology in nanometer scale faces great challenge due to sub-threshold leakage power consumption. The earlier approaches and our proposed approaches can be effective in some ways, but no one exactly knows the real solution for the reduction of power consumption. So, based on different technology and design parameters the techniques are chosen by the designers. The earlier approaches are discussed in brief in this paper and two novel approaches are proposed for generic logic and memory circuit. The methods can be applied to single and multi-threshold voltages. The proposed methods are unique in area saving and faster than any other approaches. Trade off between power and delay is occurred in excellent way in our methods. So, these

Area




Figure 4.1 shows the area of a chain of four inverters in different technologies. In case of 32 nm technology both the stacked sleep approach and the variable body biasing technique gives -20.31% worst result than the dual sleep approach. Forced sleep approach gives -39% worst results than the dual sleep method.

4.2 Simulation results for SRAM cell

The simulation result for SRAM cell with 32 nm technology is given below in tabulated form.

Figure 4.2 shows the area of an SRAM cell in different technologies. In case of 32 nm technology both the stacked sleep approach and the variable body biasing technique gives 1% satisfactory result than the dual sleep approach. Forced sleep approach gives 1.29% good results than the dual sleep method.

stacked sleep, variable body biasing and forced sleep techniques represent a new way in the VLSI designer's working area.

#### REFERENCES

- [1] CHANDRAKASAN, A. P., SHENG, S., and BRODERSEN, R. W., "Low- Power CMOS Digital Design," *IEEE Journal of Solid-State Circuits*, vol. 27, no. 4, pp. 473-484, April 1992.
- [2] S. Mutoh et al., "1-V Power Supply High-speed Digital Circuit Technology with Multi threshold-Voltage CMOS," *IEEE Journal of Solid-State Circuits*, Vol. 30, No. 8, pp. 847-854, August 1995.
- [3] Q. Wang and S. Vrudhula, "Static power optimization of deep sub-micron CMOS circuits for dual VT technology," in Proc. ICCAD, Apr. 1998, pp. 490-496.
- [4] L. Wei, Z. Chen, M. Johnson, and K. Roy, "Design and optimization of low voltage high performance dual threshold CMOS circuits," in Proc. 35th DAC, 1998, pp. 489-492.
- [5] NOSE, K. and SAKURAI, T., "Analysis and Future Trend of Short-Circuit Power," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 9, pp. 1023-1030, September 2000.
- [6] M. D. Powell, S. H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar, "Gated-Vdd: A circuit technique to reduce leakage in deep submicron cache memories," in Proc. IEEE ISLPED, 2000, pp. 90-95.
- [7] NARENDRA, S., S. BORKAR, V. D., ANTONIADIS, D., and CHANDRAKASAN, A., "Scaling of Stack Effect and its Application for Leakage Reduction," Proceedings of 148th International Symposium on Low Power Electronics and Design, pp. 195-200, August 2001.
- [8] J. Kao and A. Chandrakasan, "MTCMOS sequential circuits, Proceedings of European Solid-Stat Circuits Conference, pp 332-335, September 2001.
- [9] M. C. Johnson, D. Somasekhar, L. Y. Chiou, and K. Roy, "Leakage control with efficient use of transistor stacks in single threshold CMOS," *IEEE Trans. VLSI Syst.*, vol. 10, pp. 1-5, Feb. 2002.
- [10] JOHNSON, M., SOMASEKHAR, D., CHIOU, L.-Y., and ROY, K., "Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS," *IEEE Transactions on VLSI Systems*, vol. 10, no. 1, pp. 1-5, February 2002.
- [11] KIM, C. and ROY, K., "Dynamic Vt SRAM: a Leakage Tolerant Cache Memory for Low Voltage Microprocessors," Proceedings of the International Symposium on Low Power Electronics and Design, pp. 251-254, August 2002.
- [12] KIM, N., AUSTIN, T., BAAUW, D., MUDGE, T., FLAUTNER, K., HU, J., IRWIN, M., KANDEMIR, M., and NARAYANAN, V., "Leakage Current: Moore's Law Meets Static Power," *IEEE Computer*, vol. 36, pp. 68-75, December 2003.
- [13] H. Narender and R. Nagarajan, "LECTOR: A technique for leakage reduction in CMOS circuits", *IEEE trans. On VLSI systems*, vol. 12, no. 2, Feb. 2004.
- [14] J.C. Park, V. J. Mooney III and P. Pfeifferberger, "Sleepy Stack Reduction of Leakage Power," Proceeding of the International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 148-158, September 2004.
- [15] J. C. Park, "Sleepy Stack: A new approach to Low Power VLSI logic and memory," Ph.D. Dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005.
- [16] J. Park, "Sleepy Stack: a New Approach to Low Power VLSI and Memory," Ph.D. Dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005. [Online].
- [17] S. H. Kim and V. J. Mooney, "Sleepy Keeper: a new approach to low-leakage power VLSI design," *IFIP*, pp. 367-372, 2006.
- [18] Se Hun Kim, V.J. Mooney, "Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design" Proceeding of the 2006 IFIP International Conference on Very Large Scale Integration, pp. 367-372, Oct. 2006.
- [19] B. S. Deepak subramanyan, A. Nunez, "Analysis of subthreshold leakage reduction in CMOS digital circuits," in Proc. 13th NASA VLSI Symp., June 2007.
- [20] Nittaranjan Karmakar, Mehdi Z. Sadi, Md. Khorshed Alam and M. S. Islam, "A Novel Dual Sleep Approach to Low Leakage and Area Efficient VLSI Design" *IEEE-RSM Proc.* 2009, Kota Bahru, Malaysia
- [21] P. Verma, R. A. Mishra, "Leakage power and delay analysis of LECTOR based CMOS circuits", Int'l conf. on computer & communication technology ICCCT 2011.