# Area Efficient FPGA Architecture of Arithmetic Cosine Transform Using Vedic Multiplier

Paridhi Jain<sup>1</sup>, Prof. Nidhi Mishra<sup>2</sup>

<sup>1</sup>Mtech Scholar,<sup>2</sup>Guide

Department of Electronics and Communication, LNCT, Bhopal

Abstract - Arithmetic cosine transform (ACT) is the optimum algorithm to calculate DCT faster with the utilization of less additions and multiplication operations. This algorithm occupies less area on the chip as well which opens the integration of additional functionality or logic operation on the same chip. Our research work focus on the improvements in the architecture of arithmetic cosine transform (ACT) to achieve improved in terms of area due to future requirements of nano technology. This work proposed an area efficient architecture of the arithmetic cosine transform (ACT) by making updations in the algorithm of addition and multiplication. Here we have used vedic multiplication algorithm to improve the device resource requirement of multiplication operations. The synthesis is performed on the FPGA Virtex 6 chip, and the outcomes show the efficiency of proposed architecture.

Keywords - ACT, DCT, Virtex, FPGA, Vedic Multiplier.

# I. INTRODUCTION

The field of computer science is growing at the fastest pace since it started back in the early 20th century. We didn't have the actual computing machines until the mid of the 20th century but the algorithms for computing were already being developed from the beginning of the century. The advancement of the computing field has affected every imaginable field in the human lives.

These fields include engineering, medicine, geology, meteorology, movies, and pictures etc. The high speed of digital computer has contributed to significant progress in the field of optics.

Digital signal processing (DSP) algorithms exhibit an increasing need for the efficient implementation of complex arithmetic operations. The computation of trigonometric functions, coordinate transformations or rotations of complex valued phasors is almost naturally involved with modern DSP algorithms. In this exploration work one of the most computationally high algorithm called the Discrete Cosine Transform is implemented with the help ACT(Arithmetic Cosine Transform) algorithm which results in a multiplier less architectures and comparison is made between the DCT using Chen's algorithm and DCT using CORDIC as well as new CORDIC algorithm.

Discrete cosine transform (DCT) is widely used transform in image processing, especially for compression. Some of the applications of two-dimensional DCT involve still image compression and compression of individual video frames, while multidimensional DCT is mostly used for compression of video streams and volume spaces. Transform is also useful for transferring multidimensional data to DCT frequency domain, where different operations, like spread-spectrum data watermarking, can be performed in easier and more efficient manner. A countless number of research works discussing DCT algorithms is strongly witnessing about its importance and applicability.

Hardware implementations are especially interesting for the realization of highly parallel algorithms that can achieve much higher throughput than software solutions. In addition, special purpose DCT hardware discharges the computational load from the processor and therefore improves the performance of complete multimedia system. The throughput is directly influencing the quality of experience of multimedia content. Another important factor that influences the quality of is the finite register length effect on the accuracy of the forward-inverse transformation process.

Efficient codec circuits capable of both high-speeds of operation and high numerical accuracy are needed for next-generation systems. Such systems may process massive amounts of video feeds, each at high resolution, with minimal noise and distortion while consuming as little energy as possible.

Digital signal processing (DSP) algorithms exhibit an increasing need for the efficient implementation of complex arithmetic operations. The computation of trigonometric functions, coordinate transformations or rotations of complex valued phasors is almost naturally involved with modern DSP algorithms.

A class of transforms, called polynomial transforms, has been used heavily for the realization of efficient multidimensional algorithms in digital signal processing. Some of the examples of significant computational savings achieved by using the results from number theory and polynomial transforms include multidimensional discrete Fourier transforms, convolutions and also a discrete cosine transform. The application of polynomial transforms to DCT is not so straightforward as it is the case with discrete Fourier transform and convolutions.

#### INTERNATIONAL JOURNAL OF SCIENTIFIC PROGRESS AND RESEARCH (IJSPR) Issue 111, Volume 39, Number 02, 2017

The Arithmetic Cosine Transform (ACT) algorithm consists of only addition and constant multiplication which in turn reduces the computation error. The ACT can be used to calculate the exact and approximate value of the DCT for null mean and non null mean input sequences respectively. The algorithm is with less area complexity and consumes low power.

## II. ARITHMETIC COSINE TRANSFORM

The arithmetic cosine transform is a fastest algorithm for DCT calculation of non uniform sample of input signal. the input signal to the DCT is are usually considered as a continuous signal u(t), that are sampled uniformly. this produce a column vector

Dimension of vector u is N. DCT is represented by the vector u

the corresponding non uniform samples of the input sequence u(t) are need to compute the vector U. the instants of sampling are given by

where k=1,2,3,N-1 and r=0,1,.....k-1

substituting for r=0, k=1 gives s=-1/2

For r = 1, k = 2 s = 15/2 A set S with sampling points as the elements is defined as

 $S = \{All \ values \ of \ S\}$ 

Let for an 8-point DCT

$$S \in S = \left\{-\frac{1}{2}, \frac{25}{14}, \frac{13}{6}, \frac{27}{10}, \dots, \frac{15}{2}\right\}, \dots, \dots, (4)$$

To compute DCT ACT algorithm is represented in two ways for non-zero mean sequence and zero mean sequence.

Considering zero-mean sequence, the ACT averages the  $A_k$  as

$$A_{k} = \frac{1}{k} \sum_{r=0}^{k-1} u_{2r\frac{N-1}{k}} k = 1, 2, \dots, N-1 \dots \dots (5)$$

The above expression for ACT from equation (5) averages can be utilized in the computation of DCT of non-uniform input samples.

Where  $k = 1, 2 \dots N - 1$  and  $\mu(j)$  is called mobious function. The ACT is derived by using the Mobius

inversion formula. In case of non-null mean input signal, a correction term is subtracted from the equation (6) of to calculate the DCT coefficients and it follows as

$$U_{k} = \sqrt{\frac{N}{2}} \sum_{i=1}^{\left[\frac{N-1}{k}\right]} \mu(j) \cdot S_{kj} - \sqrt{\frac{N}{2}} \overline{u} \cdot M\left(\left|\frac{N-1}{k}\right|\right) \dots (7)$$

where  $\bar{u}$  is considered as the arithmetic average of the input uniform samples given by

with w as the interpolation weight

$$M(n) = \sum_{r=1}^{n} \mu(r) \dots (9)$$

Where M(n) is the Martens function

## III. PROPOSED ACT ARCHITECTURE

This work proposed an area efficient architecture of the arithmetic cosine transform (ACT) by making updating in the algorithm of addition and multiplication. A Vedic multiplication algorithm has used to improve the device resource requirement of multiplication operations. Figure 3.1 shows RTL schematic of proposed work top module architecture. The proposed architecture model having 20 ports are v0 to v7 are 16 bit [15:0] width ports and v12, v72, v136, v152, v296, v2514 ,V2710, v5714, v5910, v8914.

The proposed Architecture with sub modules are shown in figure 3.2 there are two vedic multiplier modules are used as demonstrated mul1, mul2, a mean cal module a null mean ACT module 1 and module m3 mertens. The architecture of multiplier is divided into three main categories.



Figure 3.1 RTL View of Proposed Architecture Top Module.

Firstly, the serial multiplier and it is benefit for hardware implementation as it requires only a minimum area of the chip. Secondly, parallel multiplier which is also known as array multiplier and it performs high speed mathematical operations.

Higher consumption of chip area is the main drawback. Lastly, the serial- parallel multiplier and it delivers a satisfactory trade-off between the area consuming. I parallel multipliers and the serial multiplier consuming times. The Vedic multiplier is implemented based on the one of the sutras mathematical formulas that is mentioned in Vedic mathematic literature that is mentioned in the above list. These sutras have been usually used in the decimal number system for the product of two numbers. the similar idea is applied to the binary system in an appropriate way using the digital hardware of the suggested algorithm. Vedic multiplication based on some algorithms such as urdhva tiryakbhyam and nikilam etc.



Non\_nullmean\_ACT\_vedic

Figure 3.2 RTL View of Proposed Architecture with Sub Modules.

# IV. SYNTHESIS OUTCOMES

Implementation and simulation of proposed ACT architecture module has been done on Xilinx ISE performance evaluation and outcome of the proposed work has give in figure 4.1 screen shot of the device utilization summary. Table 1 has given comparative analysis of the proposed work with existing base work.

table 1 has given the result comparison with previous work to proposed work there are two parameters are compared in table 1 which are fixed point word length and another one is no of look up table slice LUTs of FPGA used in for the implementation of proposed work

| Table 1: Comparison of Resource Utilization wa | ith |
|--|-----|
| Previous Architecture                          |     |

| Parameters                 | Previous Work | Proposed Work |
|----------------------------|---------------|---------------|
| Fixed Point Word<br>Length | 8             | 8             |
| Slice LUTs                 | 756           | 674           |

| Device utilization summary:                                  |     |        |        |      |
|--|-----|--------|--------|------|
| Selected Device: 6vlx240tff784-2<br>Slice Logic Utilization: |     |        |        |      |
| Number of Slice LUTs:  | 674 | out of | 150720 | 0%   |
| Number used as Logic:  | 674 | out of | 150720 | 0%   |
| Slice Logic Distribution:                                    |     |        |        |      |
| Number of LUT Flip Flop pairs used:                          | 674 |        |        |      |
| Number with an unused Flip Flop:                             | 674 | out of | 674    | 100% |
| Number with an unused LUT:                                   | 0   | out of | 674    | 0%   |
| Number of fully used LUT-FF pairs:                           | 0   | out of | 674    | 0%   |
| Number of unique control sets:                               | 0   |        |        |      |
| IO Utilization:  |     |        |        |      |
| Number of IOs:   | 288 |        |        |      |
| Number of bonded IOBs:                                       | 287 | out of | 400    | 71%  |
| Specific Feature Utilization:                                |     |        |        |      |
| Number of DSP48E1s:  | 18  | out of | 768    | 2%   |
|  |     |        |        |      |

Figure 4.1 Device utilization summaries.

| 📡 File Edit View Project Source Process Tools Window Layout Help |  |   |   |                            |                 |                     |                        |                    |                 |                   |    |
|--|--|---|---|----------------------------|-----------------|---------------------|------------------------|--------------------|-----------------|-------------------|----|
| □ □ → □ → □ → □ → □ → ○ → ○ ○ ○ ○ ○ ○ ○                          |  |   |   |                            |                 |                     |                        |                    |                 |                   |    |
| Design ↔ □ ₽ ×   | 🖻 Desigr   | n Overview  | Non_nullmean_ACT_vedic Project Status (08/23/2017 - 12:02:46) |                            |                 |                     |                        |                    |                 |                   |    |
| View:  | IOB Properties   |   | Project File:   | Proj_ACT.xise              | se Parser En    |                     | rrors:                 |                    | No Errors       |                   |    |
| J Hierarchy  | 2  | Module Level Utilization  | Module Name:  | Non_nullmean_/             | ACT_vedic I     | mplement            | itation State:<br>ors: |                    | Synthesize      | d                 |    |
| Proj_ACT   |  | Pinout Report   | Target Device:  | xc6vlx240t-2ff7            | /84             | • Erro              |                        |                    | No Errors       |                   |    |
| 🔠 🔄 💟 tb_ACT_vedic (tb_ACT.v)                                    | - 2  | Clock Report  | Product Version:  | ISE 13.1                   |                 | • Wai               | rnings:                |                    | 61 Warning      | <u>qs (0 new)</u> |    |
| W H uut - Non_nullmean_ACT_vedic (Non_n                          | Cross and Warnings Frrors and Warnings Parser Messages | Verify and the second sec | Design Goal:  | Balanced • Routi           |                 |                     | uting Results:         |                    |                 |                   |    |
| m2 - Mean_cal (Mean_cal.v)                                       |  | Design Strategy:  | <u>Xilinx Default (u</u>                                      | : Default (unlocked) • Tim |                 | Timing Constraints: |                        |                    |                 |                   |    |
| 🔤 🖶 💟 mull - vedic_mul (mul16.v)                                 |  | Synthesis Messages  | Environment:  | System Settings            |                 | • Fina              | al Timing              | Score:             |                 |                   |    |
| mul2 - vedic_mul (mul16.v)                                       | 2  | Map Messages  |   |                            |                 |                     |                        |                    |                 |                   | Ξ  |
|  | - 2  | Place and Route Messages  |   | Device Utiliza             | tion Summary    | (estimate           | ed values              | )                  |                 | E                 |    |
|  |  | Bitgen Messages   | Logic Utilization   |                            | Used            | A                   | vailable               |                    | Utilization     | _                 |    |
| ۰ III + I  |  | All Implementation Messages   | Number of Slice LUTs  |                            |                 | 674                 |                        | 150720             |                 | 0%                |    |
| No Processes Running   | Detail   | ed Reports<br>Synthesis Report  | Number of fully used LUT                                      | T-FF pairs                 |                 | 0                   |                        | 674                |                 | 0%                |    |
|  | Translation Report                                     |   | Number of bonded IOBs   |                            | 287             |                     |                        | 400                |                 | 71%               | •  |
| Processes: uut - Non_nulimean_AC1_vedic                          |  | Map Report  | Number of DSP48E1s  |                            |                 | 18                  |                        | 768                |                 | 2%                | •  |
| Design Summary Reports Design Utilities                          |  |   |   |                            |                 |                     |                        |                    |                 |                   |    |
| User Constraints   | Design Pro   | nable Message Filtering   |   |                            | Detailed Rep    | orts                |                        |                    |                 | E                 | 1  |
| View RTL Schematic   | Optional [   | Design Summary Contents   | Report Name   | Status                     | Generated       |                     | Errors                 | Warnings           | I               | nfos              | 1  |
| View Technology Schematic  | SP<br>SP   | how Clock Report<br>how Failing Constraints   | Synthesis Report  | Current                    | Wed 23. Aug 12  | :02:45 2017         | 7 0                    | 61 Warning         | s (0 new) 1     | Info (0 new)      | 1  |
| Generate Post-Synthesis Simulation Model                         | 📄 Sł   | how Warnings  | Translation Report  | Out of Date                | Mon 12. Jun 13: | 09:06 2017          | 0                      | 0                  | 0               | l                 |    |
| 🕀 🔁 🕜 Implement Design   | - E SF   | how Errors  | Map Report  | Out of Date                | Mon 12. Jun 13: | 09:43 2017          | 0                      | <u>1 Warning (</u> | <u>1 new)</u> 7 | 'Infos (7         |    |
| Generate Programming File  |  |   |   | 0.1.(0.1.)                 |                 |                     |                        |                    | 0               | <u>ew)</u>        | -  |
| Analyze Design Using ChipScope                                   |  |   | Place and Route Report  | Out of Date                | Mon 12, Jun 13; | 10:16 2017          | <b>"</b>               | U                  |                 | ew)               |    |
| Start @: Design D Files D Libraries                              | ISE Desi   | ian Suite InfoCenter 🛛 🕅 Desiar   | Summary (Synthesized)   |                            | Non nullmean    | ACT.v               |                        |                    |                 |                   | 4  |
|  |  |   | Control y (Cyrra testeedy                                     |                            |                 |                     |                        |                    |                 |                   |    |
|  |  |   |   |                            |                 |                     |                        |                    |                 | +                 |    |
|  |  |   |   |                            |                 |                     |                        |                    |                 |                   |    |
| Process "Synthesize - XST" completed succes                      | sfully   |   |   |                            |                 |                     |                        |                    |                 |                   | _  |
| 1  |  |   |   |                            |                 |                     |                        |                    |                 | •                 | Ψ. |
| Console Console  |  |   |   |                            |                 |                     |                        |                    |                 | ,                 | _  |

Figure 4.2 Execution Screen Shot of Proposed Architecture.

## V. CONCLUSION AND FUTURE WORK

The work present and study various DCT algorithms for the computation of discrete cosine transform and their execution and device utilization. The Discrete Cosine Transform is a champion among the most extensively transfers systems in digital signal processing application mostly for image processing. By considering number of addition multiplications operations needed, computational area complexity and probability of occurrence of error and power consumption, any algorithm can be analyzed for DCT transform. The Arithmetic Cosine Transform is found to be most fast algorithm for DCT computation against most of the popular algorithm. Proposed work has achieved reduced complexity of architecture with only adders and constant integer multipliers which make the structure to be free from the truncation errors occurs with the floating point operations. In this work we have used two Vedic multiplier instead on constant integer multipliers for fast multiplication operation. Further the proposed algorithm can be utilized for the image processing application using DCT.

#### REFERENCES

- N. Rajapaksha, A. Madanayake, R. J. Cintra, J. Adikari and V. S. Dimitrov, "VLSI Computational Architectures for the Arithmetic Cosine Transform," in IEEE Transactions on Computers, vol. 64, no. 9, pp. 2708-2715, Sept. 1 2015.
- [2] T. S. Elias and P. B. Dhanusha, "Area efficient fully parallel distributed arithmetic architecture for onedimensional discrete cosine transform," 2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kanyakumari, 2014, pp. 294-299.
- [3] M. W. Lee, J. H. Yoon and J. Park, "Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 5, pp. 1060-1068, May 2014.
- [4] M. Jridi, P. K. Meher and A. Alfalou, "Zero-quantised discrete cosine transform coefficients prediction technique for intra-frame video encoding," in IET Image Processing, vol. 7, no. 2, pp. 165-173, March 2013.
- [5] H. Huang and L. Xiao, "CORDIC Based Fast Radix-2 DCT Algorithm," in IEEE Signal Processing Letters, vol. 20, no. 5, pp. 483-486, May 2013.
- [6] V. K. Sharma, K. K. Mahapatra and U. C. Pati, "An Efficient Distributed Arithmetic Based VLSI Architecture for DCT," 2011 International Conference on Devices and Communications (ICDeCom), Mesra, 2011, pp. 1-5.
- [7] N. Ahmed, T. Natarajan, and K. R. Rao, "Discrete cosine trans-form," IEEE Trans. Comput, vol. 23, no. 1, pp. 90-93, Jan. 1974.
- [8] F. A. Kamangar and K. R. Rao, "Fast algorithms for the 2-D dis-crete cosine transform," IEEE Trans. Comput., vol. 31, no. 9, pp. 899-906, Sep. 1982.
- [9] H. Kitajima, "A symmetric cosine transform," IEEE Trans. Com-put., vol. 21, no. 4, pp. 317-323, Apr. 1980.
- [10] S. Yu and E. Swartziander Jr, "DCT implementation with distrib-uted arithmetic," IEEE Trans. Comput., vol. 50, no. 9, pp. 985-991, Sep. 2001.
- [11] V. Britanak, P. Yip, and K. R. Rao, Discrete Cosine and Sine Trans-forms. Amsterdam, The Netherlands: Academic Press, 2007.
- [12] N. Romaand L. Sousa,"Efficient hybrid DCT-domain algorithm for video spatial downscaling," EURASIP J. Adv. Signal Process., vol. 2007, no. 2, pp. 30-30, 2007.
- [13] H. Lin and W. Chang, "High dynamic range imaging for stereo-scopic scene representation," in Proc. 16th IEEE Int. Conf. Image Process., Nov. 2009, pp. 4305-4308.