

# Design High Speed Radix-4 Booth Complex Multiplier using CBL Adder

Deepa Payasi<sup>1</sup>, Prof. Ankit Tripathi<sup>2</sup>, Prof. Anshuj Jain<sup>3</sup>

<sup>1</sup>M. Tech. Scholar, <sup>2</sup>Assistant Professor, <sup>3</sup>Head of Dept.

Department of Electronics and Communication, Scope College of Engineering, Bhopal

**Abstract-** The main objective of this research paper is to design architecture for radix-4 complex multiplier by rectifying the problems in the existing method and to improve the speed by using the common Boolean logic (CBL). The multiplier algorithm is normally used for higher bit length applications and ordinary multiplier is good for lower order bits. These two methods are combined to produce the high speed multiplier for higher bit length applications. The problem of existing architecture is reduced by removing bits from the remainders. The proposed algorithm is implementation Xilinx software with Vertex-7 device family.

**Keywords**–Multiplier, Complex Multiplier, Common Boolean Logic Adder, Xilinx Software .

## I. INTRODUCTION

In signal processing, a finite impulse response (FIR) channel is a channel whose reaction to any limited length input is of limited term, since it settles to zero in limited time. Rather than infinite impulse response (IIR) channels, which may have inward input and may keep on responding inconclusively (for the most part decaying). FIR channels are broadly utilized as a part of different DSP applications. In a few applications, the FIR channel circuit must have the capacity to work at high example rates, while in different applications, the FIR channel circuit must be a low-control circuit working at direct example rates. Parallel (or square) handling can be connected to computerized FIR channels to either expand the compelling throughput or lessen the power utilization of the first channel. While consecutive FIR channel usage has been given broad thought, next to no work has been done that arrangements straightforwardly with decreasing the equipment many-sided quality or power utilization of parallel FIR channels. Customarily, the use of parallel handling to a FIR channel includes the replication of the equipment units that exist in the first channel. The topology of the multiplier circuit additionally influences the resultant power utilization. Picking multipliers with more equipment expansiveness as opposed to profundity would decrease the postponement, as well as the aggregate power utilization. A considerable measure of outline strategies for low power computerized FIR channel have been proposed, for instance, a strategy executing FIR channel utilizing simply enrolled adders and hardwired shifts exist.

Parallel duplication is utilized to meet out the present prerequisite. Two kinds of parallel augmentations are exhibit duplication and tree increase. The fundamental multiplier is a basic cluster multiplier and it is planned in view of move and – include task. One of the cases for exhibit increase is the Braun multiplier and is intended for unsigned paired numbers. For tree structure Wallace multiplier is outlined and it is likewise for an unsigned double numbers. In the exhibit augmentation, for marked numbers Baugh – Wooley, Booth Multiplier and Modified Booth Algorithm (MBA) are utilized. Dadda is another kind of multiplier in light of tree structure and is utilized for the increase of the marked numbers. These traditional double multipliers for unsigned numbers are considered for examination. Vedic arithmetic is the arrangement of science followed in old India and mostly manages Vedic scientific formulae and their applications to different branches of math. The word 'Vedic' is gotten from the word 'Veda' which implies the storage facility of all information.

Vedic science was remade from the antiquated Indian sacred writings (Vedas) by Sri Bharati Krishna Tirthaji (1884-1960), after his eight years of research on Vedas. As indicated by his examination, Vedic arithmetic is principally in light of sixteen standards or word-formulae and thirteen sub-end products which are named as Sutras. This is an exceptionally intriguing field and exhibits some viable calculations which can be connected to different branches of Engineering, for example, Computing and Digital Signal Processing. Vedic science diminishes the many-sided quality in figurings that exist in customary arithmetic. By and large there are sixteen sutras accessible in Vedic arithmetic.

Among them just two sutras are pertinent for increased activity. They are UrdhavaTriyakbhyam sutra (truly implies vertically and across) and Nikhilam Sutra (truly implies All from 9 and last from 10). Urdhava-Triyakbhyam is a non-specific technique for augmentation. The rationale behind UrdhavaTriyakbhyam sutra is especially like the conventional cluster multiplier. Here the paired usage of this calculation is determined in light of a similar rationale utilized for decimal numbers. The double usage of Nikhilam Sutra isn't yet effective.

In this research paper, a novel architecture of FIR filters based on complex multiplier using common Boolean logic adder.

II. VEDIC MULTIPLIER

Vedic multiplier furthermore, basic Boolean rationale snake can contrast and regular strategy which is processed by Vedic multiplier, XOR entryway and half viper. Proposed procedure gives less way delay and less territory. Information grouping of Conventional strategy is significantly more than to proposed technique; however proposed technique has less spread postponement.




Figure 1: 8-bit Vedic Multiplier using CBL Adder

Region and engendering postponement can be decreased by the guide of basic Boolean rationale viper. This viper will be composed like as swell convey snake.

Rationale Diagram of Vedic Multiplier utilizing CBL adder is appeared in figure 1. In the long run, all the planning levels of computerized framework or IC's Packages rely upon number of entryways in a solitary chip that is likewise rung base approach. CBL adder can be decreased in regards to the territory or number of doors. On the off chance that we expel the main XOR door from adjusted KS adder nothing will be changed for result however zone and proliferation deferral will be decreased.

Common Boolean logic Adder

In a zone effective and low power half snake based Carry select viper (CSLA) utilizing normal Boolean rationale is outlined so as to upgrade the general framework execution as far as territory and power as contrast with other existing designs. Half viper is utilized to produce the incomplete entirety for cin=0 and basic Boolean rationale (CBL) is utilized for figuring halfway total for cin=1.

This engineering is utilized to expel the recreated viper cells in the traditional CSLA, spare number of entryway tallies and accomplish a low power. Through investigating reality table of a solitary piece full snake we recommend that for producing yield summation and convey motion for cin=0, require just a single XOR door and one AND

entryway individually, the yield summation motion for cin=1 is simply the opposite as cin=0. Summed up figure of regular Boolean rationale Adder is appeared in figure 2.




Figure 2: Block Diagram of CBL Adder

III. COMPLEX MULTIPLIER

Suppose two numbers are complex then

$$A = A_r + jA_i$$

$$B = B_r + jB_i$$

The product of A and B then

$$P = A \times B$$

$$P = A_r \times B_r - A_i \times B_i + j(A_r \times B_i + A_i \times B_r)$$

$$P_r = A_r \times B_r - A_i \times B_i$$

$$P_i = A_r \times B_i + A_i \times B_r$$

Where  $P_r$  and  $P_i$  is speaks to the genuine and nonexistent piece of the yield of the mind boggling multiplier.  $A_r$  and  $A_i$  is speaks to the genuine and fanciful piece of the principal contribution of the unpredictable multiplier.  $B_r$  and  $B_i$  is speaks to the genuine and nonexistent piece of the second contribution of the unpredictable multiplier.




Figure 3: Block Diagram of Complex Multiplier for four Vedic Multiplier

Complex multiplier for four Vedic multipliers is shown in figure 3. In this block diagram reduce four Vedic multipliers to three Vedic multipliers is shown in below:

$$P_r = A_r \times B_r - A_i \times B_i = A_r(B_r + B_i) - B_i(A_r + A_i)$$

$$P_i = A_r \times B_i + A_i \times B_r = A_r(B_r + B_i) + B_r(A_i - A_r)$$




Figure 4: Block Diagram of Complex Multiplier for three Vedic Multiplier

IV. SIMULATION ANALYSIS

Simulation of these tests should be possible by utilizing Xilinx 14.2 I VHDL instrument. In this paper we are concentrating on engendering delay. Spread postpone must be less for better execution of advanced circuit.

As appeared in table I the quantity of cut, number of LUTs, delay are acquired for the complex Vedic multiplier utilizing basic Boolean rationale viper and past calculation. From the investigation of the outcomes, it is discovered that the complex Vedic multiplier utilizing basic Boolean rationale snake gives a predominant execution as contrasted and past calculation for Xilinx programming.




Figure 6: Output Binary Waveform of Complex Multiplier using CBL Adder




Figure 7: Output Decimal Waveform of Complex Multiplier using CBL Adder

From the analysis of the results, it is found that the complex Vedic multiplier using CBL adder gives a superior performance as compared with previous algorithm for Vertex-7 device family. The output waveform of the complex multiplier using CBL adder is shown in figure 6 and figure 7 respectively.

Table I: Comparison Result for 32-bit Complex Vedic Multiplier for four Vedic Multiplier

Design	Number of LUTs	Number of IOBs	Delay
Complex Vedic Multiplier [2]	10416	256	25.979 ns
Complex Vedic Multiplier using Ripple Carry Adder	10642	256	26.927 ns
Complex Vedic Multiplier using CBL Adder	10222	256	25.204 ns





Figure 8: Bar graph of the 32-bit Complex Vedic multiplier

Figure8shows the graphical illustration of the performance of CVM using CBL adder discussed in this research work in term of number of slice, number of LUTs and delay. From the above graphical representation it can be inferred that the CVM using CBLadder gives the best performance as compared with previous algorithm.

Table II: Comparison Result for FIR Filter based Complex Vedic Multiplier

Design	Number of LUTs	Number of IOBs	Delay
FIR Filter based on Complex Multiplier and RCA adder	47904	786	78.34 ns
FIR Filter based on Complex Multiplier using CBL Adder	43095	712	65.89 ns

As shown in table II the number of slice, number of LUTs, delay are obtained for the FIR filter based on complex Vedic multiplier using common Boolean logic adder and previous algorithm. From the analysis of the results, it is found that the FIR filter based on complex Vedic multiplier using common Boolean logic adder gives a superior performance as compared with previous algorithm for Xilinx software.



**Figure 9: Bar graph of the FIR Filter based on Complex Vedic multiplier**

Figure 9 shows the graphical illustration of the performance of FIR filter based CVM using CBL adder discussed in this research work in term of number of slice, number of LUTs and delay. From the above graphical representation it can be inferred that the FIR filter based on CVM using CBL adder gives the best performance as compared with previous algorithm.

## V. CONCLUSION

In this paper design of CBL adder, Vedic multiplier, complex Vedic multiplier and FIR filter is presented. From implementation results it is observed that the FIR filter based on complex Vedic multiplier consumes less delay compare to previous design.

## REFERENCES

[1] ShuchiNagaria, Anushka Singh and VandanaNiranjan, "Efficient FIR Filter Design using Booth Multiplier for VLSI Applications", 2018 International Conference on Computing, Power and Communication Technologies (GUCON).

[2] Basant Kumar Mohanty, and Pramod Kumar Meher, High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 78, No.06, April 2016.

[3] K. Deerga Rao, Ch. Gangadhar and Praveen K Korrai, "FPGA Implementation of Complex Multiplier Using Minimum Delay Vedic Real Multiplier Architecture", 2016 IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics Engineering (UPCON), IEEE 2016.

[4] IndraniHatai, IndrajitChakrabarti, and Swapna Banerjee, "An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation Filter for Multi-standard DUC", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 23, No. 6, June 2015.

[5] Sang Yoon Park and Pramod Kumar Meher, "Efficient FPGA and ASIC Realizations of DA-Based Reconfigurable FIR Digital Filter", IEEE Transactions on Circuits And Systems-II: Express Briefs, 2014.

[6] B. K. Mohanty, P. K. Meher, S. Al-Maadeed, and A. Amira, "Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 1, pp. 120–133, Jan. 2014.

[7] B. K. Mohanty and P. K. Meher, "A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm," *IEEE Trans. Signal Process.*, vol. 61, no. 4, pp. 921–932, Feb. 2013.

[8] VijayaLakshmiBandi, "Performance Analysis for Vedic Multiplier using Modified Full Adders", International Conference on Innovations in Power and Advanced Computing Technologies [i-PACT2017].

[9] K. Deerga Rao, Ch. Gangadhar and Praveen K Korrai, "FPGA Implementation of Complex Multiplier Using Minimum Delay Vedic Real Multiplier Architecture", 2016 IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics Engineering (UPCON), IEEE 2016.

[10] Soma BhanuTej, "Vedic Algorithms to develop green chips for future", International Journal of Systems, Algorithms & Applications, Volume 2, Issue ICAEM12, February 2012, ISSN Online: 2277-2677.

[11] Youngjoon Kim and Lee-Sup Kim, "A low power carry select adder with reduced area", IEEE International Symposium on Circuits and Systems, vol.4, pp.218-221, May 2001.

[12] Y. Choi, "Parallel Prefix Adder Design," Proc. 17th IEEE Symposium on Computer Arithmetic, pp 90-98, 27th June 2005.

[13] Kogge P and Stone H (1973), "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Relations", IEEE Transactions on Computers, Vol. C-22, No. 8, pp. 786-793.

[14] Madhu Thakur and Javed Ashraf (2012), "Design of Braun Multiplier with Kogge-Stone Adder & It's Implementation on FPGA", International Journal of Scientific & Engineering Research, Vol. 3, No. 10, pp. 03-06, ISSN 2229-5518.

[15] PakkiraiahChakali and Madhu Kumar Patnala (2013), "Design of High Speed Kogge-Stone Based Carry Select Adder", International Journal of Emerging Science and Engineering (IJESE), Vol. 1, No. 4, ISSN: 2319-6378.

[16] SomayehBabazadeh and Majid Haghparast, "Design of a Nanometric Fault Tolerant Reversible Multiplier Circuit" Journal of Basic and Applied Scientific Research, 2012.