Abstract—The main objective of this research paper is to design architecture for radix-4 complex multiplier by rectifying the problems in the existing method and to improve the speed by using the common Boolean logic (CBL). The multiplier algorithm is normally used for higher bit length applications and ordinary multiplier is good for lower order bits. These two methods are combined to produce the high speed multiplier for higher bit length applications. The problem of existing architecture is reduced by removing bits from the remainders. The proposed algorithm is implementation Xilinx software with Vertex-7 device family.

Keywords: -Vedic Multiplier, Complex Multiplier, Common Boolean Logic Adder, Xilinx Software.

I. INTRODUCTION

Multipliers are widely used with constant growth of computer applications. Multiplication is an important fundamental function in arithmetic operations. The performance of computer applications are mostly depends on the performance of multiplication. The major factors in the design or implementation of multipliers are chip area and speed of multiplication [1]. There is a high demand of high speed multiplications which requires less hardware. Various algorithms and the architectures have been proposed to design high-speed and low-power multipliers. A multiplier which uses Modified Booth Algorithm are designed taking into account the less area consumption of booth algorithm because of less number of partial products and speeder accumulation of partial products and less power consumption of partial products addition using adder. The Booth's algorithm performs the encoding process serially. Hence the modified booth algorithm, which is proposed performs encoding in parallel and is implemented to design fast multiplier. Ripple carry adder and carry look ahead adder are employed for high speed accumulation [2].

The generation of each of these odd multiplies a two term addition or subtractions, yielding a total of carry propagate additions. However, the advantage of the high radix is that the partial product is further reduced. For instance, for radix-16 and n-bit operands, about n/4 partial products are generated. Although less popular than radix-4, there industrial instances of radix-8 [3] and radix-16 multipliers [4] in microprocessors implementations. The choice of these radices is related to area/delay/power of pipelined multipliers (or fused multiplier address in the case of a Intel Itanium microprocessor [5]), for balancing delay between stages and/or reduce the number of pipelining flip-flops. Today highly energy-delay optimized, while partial product reductions trees suffer the increasingly serious problems related a complex wiring and glitching due to unbalanced signal. Optimal pipelining in fact, is a key in current and future multiplier (or multiplier-add) units: 1) the of the pipelined unit is very important, even for throughput oriented applications, as it impacts the energy of the whole core [5]; and 2) the placement of the pipelining flip-flops should at the same time minimize total power, due to the number of flip-flops required and the signal propagation paths. Two’s complement radix-4 Booth multipliers, thus leaving open the research and extension to higher radices and unsigned multiplications.

The Booth algorithm was invented by A. D. Booth, forms the base of Signed number multiplication algorithms that are simple to implement at the hardware level, and that have the potential to speed up signed multiplication considerably. Booth's algorithm is based upon recoding the multiplier, y, to a recoded, value, z, leaving the multiplicand, x, unchanged. In Booth recoding, each digit of the multiplier can assume negative as well as positive and zero values. There is a special notation, called signed digit (SD) encoding, to express these signed digits. In SD encoding +1 and 0 are expressed as 1 and 0, but -1 is expressed as 1 [7].

Among them just two sutras are pertinent for increased activity. They are UrdhavaTriyakbhyam sutra (truly implies vertically and across) and Nikhilam Sutra (truly implies All from 9 and last from 10). Urdhava-Triyakbhyam is a non-specific technique for augmentation. The rationale behind UrdhavaTriyakbhyam sutra is especially like the conventional cluster multiplier.

www.ijspr.com
Here the paired usage of this calculation is determined in light of a similar rationale utilized for decimal numbers. The double usage of Nikhilam Sutra isn’t yet effective.

Multiplier furthermore, basic Boolean rationale snake can contrast and regular strategy which is processed by Vedic multiplier, XOR entryway and half viper. Proposed procedure gives less way delay and less territory. Information grouping of Conventional strategy is significantly more than to proposed technique; however proposed technique has less spread postponement. Region and engendering postponement can be decreased by the guide of basic Boolean rationale viper. This viper will be composed like as swell convey snake.

II. COMPLEX MULTIPLIER

Suppose two numbers are complex then

\[ A = A_r + jA_i \]

\[ B = B_r + jB_i \]

The product of A and B then

\[ P = A \times B \]

\[ P = A_r \times B_r - A_i \times B_i + j(A_r \times B_i + A_i \times B_r) \]

Where \( P_r \) and \( P_i \) is speaks to the genuine and nonexistent piece of the yield of the mind boggling multiplier.

Ar and Ai is speaks to the genuine and fanciful piece of the principal contribution of the unpredictable multiplier. Br and Bi is speaks to the genuine and nonexistent piece of the second contribution of the unpredictable multiplier.

Complex multiplier for four Vedic multipliers is shown in figure 1. In this block diagram reduce four Vedic multipliers to three Vedic multipliers is shown in below:

\[ P_r = A_r \times B_r - A_i \times B_i - B_i (A_r + A_i) \]  

(7)

\[ P_i = A_r \times B_r + A_i \times B_i + B_i (A_i - A_r) \]  

(8)

III. PARTITION MULTIPLIER USING CBL

In our proposed method the high speed Vedic multiplier method is replaced by the partition multiplier method which claims to provide a better speed and less propagation delay. Here we have used four multipliers \( M_0, M_1, N_0 \) and \( N_1 \) of 4-bit to perform 8-bit multiplication. The method used is the addition of all partial product formed by the cross multiplication of one bit with another. The LSB bits of first multiplier \( M_0 \) (3-0) add with LSB bits \( N_0 \) (3-0) of the final output \( t_1 \). Padding \( n/2 \)-bit zero add with final output \( t_1 \). Another bits of first multiplier \( M_0 \) (7-4) are added in series with LSB 4-bits of second multiplier \( N_0 \) (3-0) to form the 8-bits, which in turn get added padding \( (n/4) \) zero with \( t_2 \) and Padding \( (n/4) \) zero of the final output (15-0).

**Common Boolean logic Adder**

In a zone effective and low power half snake based Carry select viper (CSLA) utilizing normal Boolean rationale is outlined so as to upgrade the general framework execution as far as territory and power as contrast with other existing designs. Half viper is utilized to produce the incomplete entirety for \( \text{cin}=0 \) and basic Boolean rationale (CBL) is utilized for figuring halfway total for \( \text{cin}=1 \).
This engineering is utilized to expel the recreated viper cells in the traditional CSLA, spare number of entryway tallies and accomplish a low power. Through investigating reality table of a solitary piece full snake we recommend that for producing yield summation and convey motion for cin=0, require just a single XOR door and one AND entryway individually, the yield summation motion for cin=1 is simply the opposite as cin=0. Summed up figure of regular Boolean rationale Adder is appeared in figure 3.

IV. RADIX-4 ALGORITHM

To further decrease the number of partial products, algorithms with higher radix value are used. In radix-4 algorithm grouping of multiplier bits is done in such a way that each group consists of 3 bits as mentioned in table 1. Similarly the next pair is the overlapping of the first pair in which MSB of the first pair will be the LSB of the second pair and other two bits. Number of groups formed is dependent on number of multiplier bits. By applying this algorithm, the number of partial product rows to be accumulated is reduced from n in radix-2 algorithm to n/2 in radix-4 algorithm. The grouping of multiplier bits for 8-bit of multiplication is shown in figure 4.

Table 1: Truth Table for Radix-4 Booth algorithm

<table>
<thead>
<tr>
<th>B_0</th>
<th>B_1</th>
<th>B_2</th>
<th>Operation</th>
<th>Y_0</th>
<th>Y_1</th>
<th>Y_12</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>+0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>+A</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>+A</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>+2A</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-2A</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>-A</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-A</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

V. SIMULATION ANALYSIS

Simulation of these tests should be possible by utilizing Xilinx 14.1i VHDL instrument. In this paper we are concentrating on engendering delay. Spread postpone must be less for better execution of advanced circuit.

As appeared in table II the quantity of cut, number of LUTs, delay is acquired for the complex Vedic multiplier utilizing basic Boolean rationale viper and past calculation. From the investigation of the outcomes, it is discovered that the complex Vedic multiplier utilizing basic Boolean rationale snake gives a predominant execution as contrasted and past calculation for Xilinx programming.
From the analysis of the results, it is found that the complex multiplier using CBL adder gives a superior performance as compared with previous algorithm for Vertex-7 device family. The output waveform of the complex multiplier using CBL adder is shown in figure 7 and figure 8 respectively.

### Table II: Comparison Result for 32-bit Radix-4 Complex Multiplier for CBL Adder

<table>
<thead>
<tr>
<th>Design</th>
<th>Number of LUTs</th>
<th>Number of IOBs</th>
<th>Delay (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Previous Complex Multiplier [2]</td>
<td>10416</td>
<td>256</td>
<td>25.979</td>
</tr>
<tr>
<td>Complex Radix-4 Multiplier using Ripple Carry Adder</td>
<td>10642</td>
<td>256</td>
<td>26.927</td>
</tr>
<tr>
<td>Complex Radix-4 Multiplier using CBL Adder</td>
<td>9892</td>
<td>256</td>
<td>24.006</td>
</tr>
</tbody>
</table>

**VI. CONCLUSION**

In this paper design of CBL adder, partition multiplier, radix-4 multiplier and complex multiplier is presented. From implementation results it is observed that the complex multiplier consumes less delay compared to previous design. The architecture designs of 32 x32-bit; Modified Radix-4 Booth Encoder Multiplier is done.

**REFERENCES**

Communication and Bio-Informatics (AEEICB), IEEE 2018.


